

## Technology and Design Tools for Multicore Embedded Systems Software Development

Yuriy Sheynin, Alexey Syschikov, Boris Sedov

vipe@vipetech.ru

Saint Petersburg State University of Aerospace Instrumentation

## Why do we need such technology?

1. "Two-in-one" developer is required:

skilled domain experts + skilled programmer

- 2. Contradictive requirements to hardware platforms
- 3. Development of an algorithm and program should be started before the selection of a specific platform
- 4. Hardware platforms become more and more complex, includes many cores, are heterogeneous in all aspects (cores, memory, interconnect)
- 5. In order to achieve the necessary requirements an adaptation of algorithms for the platform and the platform for algorithms is needed

































12/49 ♣ SUAI



- Flexibility and ease-of-change at any design stage
- Explicit parallel program scheme control and management
- No direct coder influence on a parallel program scheme
- Decreasing errors possibility without sacrificing parallel program visibility
- Efficient program maintenance during the whole lifecycle



#### SURF.cld - Coldotron v2

- Cognitive advantages:
  - clear view of the development process
  - traceability of the dependency graph
  - calculations control structures
- shared data
- natural parallelism
- potential pipelining

∰<sup>™</sup> More space ELess space Properties scene Load Detect Calculate image keypoints descriptors Get Matcing good descriptors 600 matches Load Detect Calculate image keypoints descriptors object Get good matches Program on VPL – scheme that consist from calculation operator, control operators and share data

## VPL and Domain Specific Programming



#### An example: DSL creation for image processing (OpenCV)

1. Analysis of the domain area



2. Creation of the functional elements (FE) library



EncodeImage(smooth,out21); cvReleaseImage(&src); cvReleaseImage(&smooth);

> 16/49 • **SUAI**

return 0;

#### An example: DSL usage for image processing Image recognition



# 4. The scheme is designed of DSL and basic VPL language elements





#### An example: DSL usage for image processing Face/eyes recognition





## About OpenVX

#### OpenVX

- C-based programming approach with mixed C/non-C computing model
- Includes functions and data types of video processing domain area
- Functions library can be expanded, but it is inconvenient (non-portable)

#### **OpenVX support in VIPE**

- Full implementation for spec. v.1.0.1 (working on v.1.1)
- VPL:
  - DSL for OpenVX functions
  - OpenVX-specific data objects
- Code generation:
  - Plain C mode with OpenVX functions (vxu)
  - OpenVX graph mode
  - Mixed mode with OpenVX graphs and other DSLs

An OpenVX graph – a limited subset of VPL program schemes. VPL scheme + OpenVX functions combines all benefits

19/49 **SUAI** 

#### Asynchronous Growing Processes (AGP) formal computational model

#### AGP defines:

- VPL language syntax
- semantics of VPL language objects
- control units

#### **AGP provides:**

- formal verification
- identical results in different run-time environments
- dynamics of parallel computations
- combination of working in shared and distributed memory models
- AGP the single model for all types of parallel computations and kernel - data interaction (shared memory / message passing)





## Visual programming environment: VIPE

Terminator demo.cld - VIPE								- 0	×
File Main Additional Windows Library	Misc								
Save Open Add Virtuals Node Debug	Run / Continue	intf etchar Properties eration Project	□ Clear ports □+ Redraw links Refine	C Show ports	1:1 Real size © Less @ More Zoom	Undo Redo			
Library – д 🗙 Главн	aa 🗙 While 🛛 is fr	rame%10==0-T d	ont skip frame?-T	Open Capture	Get person name	eyes>0-T	Properties	-	γų×
۲							ControlNodeContro		
vxData							Search Search		X
virtual in virtual out		Load					Additional		^
commentary glNode	Eyes	Haara					Comment	While	
ebug		cascade					Execution cost (ms)		_
V lowlevel_math							Complexity type		~
opencvRef		Load					Iterations number	0	
opencvval	Faces	Haara				ality flags	Parallel	<b>v</b>	
cvSmooth cvLoadImage		cascade				sкiр пад	▲ Main		
cvBWFilter cvShowImage							Allocation	None	~
cvReleaseAll cvWait			1	- 1 🐺 🐺			ID	28	
cvReleaseWi cvLoadCasca					4		Operation name		
cvDrawRect cvSaveImage		car		While	I <- − frame nun	nber 0	Cubhana	ubila	~
cvGetImage cvLoadImag	Open								
cvLoadImag cvBlurMatlib	Capture	—width → w	idth						
	-	—— height		† † †	1		Project tree	-	, ų x
Constants • 4 ×						SetupWiringX	🔺 🚺 Главная		^
Add Remove		he he	ight				🔺 W While		
							▲ F is frame%10	==0-T	
Name Value		E	Po	cognizer*	1		A Face	recognition	
ENABLE_EYES_DI 0	Database	Recognizer	Re	-Height			G	iet Faces	
ENABLE_EYES_D 0	from at1	Create Weight-				⊿ IF fa	aces>0?-T		
DRAW_FRAMES_I 1		T					⊿ F	for all faces	
							4	IF eyes>0-	-1 w.ew
								F	For a $\vee$
Constants Virtuals Globals <						>	<		>
Validation Watch Output									

X:586; Y:577

21/49

4

SUAI









Development process support tools:

- parallel program scheme validation
- verification (in progress)

• interactive debugging, etc.



- step-by-step debug
- breakpoints
- watches
- data transfers
- computation traces
- operators executions
- functional debugging by serial execution







#### Performance evaluation. Visual Profiler Hot-spots detection

Profiling							- 🗆 X	
Threshold (%) C Relative % O Hotspots O Absolute %								
Name	Subtype Av	/g. iter. o	ID	%	Avg.	Time	~	
Open Capture	С		4970	65.98 %	1.096	3		
cvCapture FromCam	т		4973	65.98 %	1.096	3		
cvGetCaptureProperti	т	1	5131	0 %	0	us		
cvGetCaptureProperti	т		5128	0 %	0	us		
Spl	т		4992	0 %	0	us		
FaceRecognizer Create	т		4480	31.4 %	521.5	ms		
Load Haara cascade	т		3757	1.49 %	24.71	ms		
Load Haara cascade	т		3767	1.12 %	18.56	ms		
🗆 While	w	1001	28	0.01 %	208	us		
==	т		6092	0 %	0.0999	us		
Mod	т		6066	0 %	0.06793	us		
+	т		5254	0 %	0.03996	us		
🖃 is frame%10==0	IF		6051	0 %	0	us	$\sim$	
Total Time: 1.661 s								

Modes :

- Absolute execution time of each node
- Relative execution time of each node
- Hot-spots



#### Performance evaluation. Static Analysis

Fast, early estimation of the program performance on the many core platform



## Performance evaluation. VPL Simulator



#### Allows estimating :

- 1. Performance requirements for cores of the embedded system
- 2. Memory requirements
- 3. Load balance of various allocations
- 4. Volume and intensity of data exchange
- 5. Efficiency of hardware occupation
- 6. Bottlenecks of hardware platform, program and task distribution



#### Support of heterogeneous platforms programming





- Mapping operators to one or several core types (CPU, GPU, DSP, DMA)
  - Operators on various core types
  - Data on various data types
  - Data exchanges on various connection types
- Selecting the implementation for data processing operators
- Preparation of initial data and the results of operator of the program, taking into account the specifics of the different communication mechanisms

SUAI

#### Heterogeneous allocation







Sequential

C/C++

Assembler

Parallel

**OpenMP** 

Threads

**RT** run-time

- Parallel threads
- MPI
- Assembler MIPS, DSP



## Use cases and demonstrators



## Use case: face identification



SUAI

## Terminator Vision System. Student project

Autonomous Cyber-Physical System combining multicore computations, control and mechanical parts. The Vision System identifies people from the database and tracks them with rotating camera.

Project presented on hackster.io + Imagination challenge:

https://www.hackster.io/contests/CI20

- Project is developed with VIPE
- Face recognition is performed by using training neural network
- Database of faces was created for face classification
- Tracking is performed by using servo, which is controlled by Arduino that receives commands from the Ci-20 board



#### Use case: number plate recognition





#### Use case: number plate recognition



#### Use case: number plate recognition





Use case: number plate recognition Scheme of working with Imagination Creator Ci20 board



#### VIPE one button deployment





40/49 ♣ SUAI

#### Feature tracking (OpenVX) DSL and design



#### Feature tracking (OpenVX) Results



Feature tracking program run on the x86 platform with using the sample implementation by Khronos



42/49

Ф

SUAI

#### Feature tracking Static analysis



Performance estimation of the feature tracking program with **sequential** frame processing Performance estimation of the feature tracking program with **parallel** frame processing

43/49

SUAI



#### Feature tracking Visual Profiler

Name	Subtype	Ava. iter. c	ID	%	Tota	l Time	
while	W	50	9277	98.68 %	35.99	3	
Harris Corners	т	50	9326	22.39 %	8.167	з	
cime to vx image	т		9413	16.02 %	5.844	3	
cimp to vx image	т		9423	15.96 %	5.821	3	
Gaussian Pyramid	т		9370	12.4 %	4.522	3	
Gaussian Pyramid	т		9321	12.24 %	4.464	3	
	-		2001	9.33 /0	3.477	3	
Color Convert	т		9311	2.31 %	843.6	ms	
Color Convert	т		9360	2.26 %	825.6	ms	
	т		9426	1.05 %	383.2	ms	
Channel Extract	т		9316	1.01 %	368.2	ms	
Channel Extract	т		9365	1%	366.3	ms	
from cam	т		9480	0.99 %	360.1	ms	
show	т		9519	0.88 %	321.2	ms	
PrintFeautersInfo	т		9402	0.63 %	231	ms	
from cam	т		9484	1.27 %	464.9	ms	
create display	т		9520	0.04 %	15.45	ms	

Profiling of the feature tracking program

Large amount of time is taken by image format conversion function (from OpenVX format and back)



## Traffic radar object detection

#### Development



#### Traffic radar object detection Static analysis



However, the results were worse than expected. Static analysis of subprogram "Data processing units" shows close to a linear reduction of time for 8 cores

Static analysis shows acceptable reduction of time on 2-3 cores



#### Traffic radar object detection Visual Profiler

Threshold (%) O Allow Relative % Hotspots Absolute %								
Name	Subtyp	e Avg. iter. o	ID	%	Tota	al Time		
process input stream	F	97	10009	58.84 %	344.7	ms	_	
Read File	т		10315	42.94 %	251.6	ms		
flag==1	IF		10302	15.9 %	93.15	ms		
iterate over lanes	F	4	10019	15.9 %	93.15	ms		
iterate over fre	F	2	10040	15.22 %	89.19	ms		
iterate for	F	2	10095	15.22 %	89.19	ms		
kiss fft	т		10149	15.22 %	89.19	ms		
Thresh holding	С		10031	0.34 %	1.986	ms		
□ idx_max>0	IF		10203	0.34 %	1.986	ms		
fprintf	т		10229	0.26 %	1.528	ms		
get spe	т		10252	0.07 %	421	us		
Spl	т		10240	0 %	24	us		
range	т		10244	0 %	10	us		
angle	т		10248	0 %	2	us		
Spl	т		10265	0 %	1	us		
Spl	т		10477	0 %	0	us		
meaningful pe	т		10054	0.34 %	1.978	ms	,	
	-				-			

File reading function is in sequential part, hence the parallelism is limited by Amdahl's law. Actual process of getting the input data should be optimized to take less time. Evaluation of program with reduced operating time of reading function shows satisfactory results.

Visual Profiler shows, that a large amount of time is taken by function for reading the input file (prototype uses data from the input file).



## Traffic radar object detection

Comparison of the results of analysis, simulation and execution

Cores (simulator) or threads(OpenMP)	Static analysis sec. / %	Modeling VPL sec. / %	Execution sec. / %
Without OpenMP			1.60
1	1.26 / 100	1.29 / 100	1.65 / 100
2	0.64 / 50.8	0.88 / 68.2	1.00 / 60.6
3	0.60 / 47.6	0.72 / 55.8	0.81/49.1
4	0.34 / 30.0	0.55 / 42.6	1.25 / 76.7

Hardware platform

- Core i7 8 cores-> VirtualBox VM 4 cores
- Ubuntu 14.04, GCC 4.9.2.

Input data

• 12 MB signal samples



## Summary

- Technology covers various requirements of embedded SW development
  - Design, programming, evaluation, porting etc.
- DSLs for involving domain specialists into development process
- Rapid SW prototyping for early customer presentations
- Formal model basis for proofed and predictable results, including debugging
- Fast tools adaptation for new cores and platforms

• Supporting development tool for heterogeneous cores, platforms, system software infrastructure

www.vipetech.ru

